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ABSTRACT

A complementary SCR-based structure enables a tunable
holding voltage for robust and versatile ESD protection. The
structure are n-channel high-holding-voltage low-voltagetrigger silicon controller rectifier (N-HHLVTSCR) device
and p-channel high-holding-voltage low-voltage-trigger silicon controller rectifier (P-HHLVTSCR) device. The regions
of the N-HHLVTSCR and P-HHLVTSCR devices are
formed during normal processing steps in a CMOS or
BICMOS process. The spacing and dimensions of the doped
regions of N-HHLVTSCR and P-HHLVTSCR devices are
used to produce the desired characteristics. The tunable
HHLVTSCRs makes possible the use of this protection
circuit in a broad range of ESD applications including
protecting integrated circuits where the I/O signal swing can
be either within the range of the bias of the internal circuit
or below/above the range of the bias of the internal circuit.
10 Claims, 10 Drawing Sheets
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ON-CHIP STRUCTURE FOR
ELECTROSTATIC DISCHARGE (ESD)
PROTECTION

CMOS Semiconductor Technologies," EOSIESD Symposium, pp. 212-224, 1999; and
3. K. Bock, B. Keppens, V. De Heyn, G. Groeseneken, L.
Y. Ching, A. Naem, "Influence of Gate Length on
ESD-Performance for Deep Sub-Micron CMOS Technology," EOSIESD Symposium, pp. 95-104, 1999.
Due to the ESD sensitivity of ICs in sub-micron CMOS
technologies, devices for on-chip ESD protection occupy a
considerable area of the IC. Furthermore, even increasing
the size of the traditional protection structures to levels
comparable with the core circuit dimensions does not guarantee that the ESD requirements are met. This condition
creates a bottleneck for the IC's development and diminishes the potential advantages of the CMOS scaling.

CROSS REFERENCE
This application claims the benefit of and incorporates
herein by reference provisional application Ser. No. 60/535,
816, filed Jan. 13, 2004.
10

FIELD OF THE INVENTION
The present disclosure relates in general to electrostatic
discharge protection in electronic circuits, and in particular
to tunable high holding voltage silicon controlled rectifiers
for latch-up free on-chip electrostatic discharge protection
and the method of designing these devices.

15

Limitations of typical ESD protection structures can be
overcome by designing devices in which the I-V characteristics show voltage snapback. See, for example:
BACKGROUND OF THE INVENTION
4. V. Vashchenko, A. Concannon, M. Ter Beek and P.
20
Hopper, "LVTSCR structure for latch-up free ESD
Microchips' size reduction has been traditionally the most
protection of BiCMOS RF circuits," Microelectronics
important challenge in the semiconductor industry; however, reliability issues and robustness of the circuits present
Reliability, vol. 43, pp. 61-69, 2003; and
a bottleneck in the integrated circuit (IC) miniaturization
5. M. -D. Ker and H. -H. Chang, "Cascade LVTSCR with
tendency. The IC's vulnerability to electrostatic discharge 25
tunable holding voltage for ESD protection in bulk
(ESD) is one of the most critical reliability problems. ESD
CMOS technology without latchup danger," Solidis an event that transfers a finite amount of charge from one
State Electronics, vol. 44, pp. 425-445, 2000.
object (i.e., human body, transmission lines, or metallic
pieces) to the other (i.e., microchip). The process results in
These devices present a way to build smaller area I/O
a huge current, and when a microchip is subjected to ESD, 30 protection and supply clamps.
the microchip is likely to be damaged. Several ESD stanSeveral on-chip structures have been used to protect
dards have been defined in the semiconductor industry to
integrated circuits from random and fast-transient high voltmodel this random phenomenon; they include the human
ages caused by ESD, but few are capable of protecting
body model (HBM, charge transfers from human body to
ground via microchip), machine model (MM, charge trans- 35 integrated circuits effectively and efficiently against the most
demanding ESD models without latch-up. Existing lowfers from an equipment or metallic tool to ground via
voltage trigger thyristor- or Silicon Controlled Rectifier
microchip), charged device model (CDM, charge is built up
(SCR) devices typically have a very low holding voltage,
on microchip and transfers to ground), and international
which would allow latch-up conditions during an ESD event
electrochemical commission (IEC, charge transfers from a
charged capacitor through an air discharge to ground via 40 while power was applied. Alternative solutions previously
suggested to overcome this drawback include the use of
microchip).
additional components and empirical modification of the
Large-scale integration of CMOS devices and the increaslateral structure of the SCR. The former approach adds
ing number of external pins have resulted in integrated
circuits (I Cs) which are very sensitive to ESD events. At
complexity and consumes additional area on the die and may
times, numerous ICs have been migrated to state-of-the-art 45 cause increases in leakage current and parasitic capacitance,
CMOS technologies, but direct scaling can reduce the level
and the latter approach is very time-consuming and only
of ESD protection accordingly. As a result, IC' s production
possible for some limited cases.
tape outs are being considerably delayed mainly because
The thyristor- or SCR-type structures snap back to a low
products do not meet the ESD protection requirements.
holding voltage and high conductance conditions during the
An IC's ESD protection typically includes supply clamps 50
on-state. For these devices, once the trigger voltage is
and Input/Outputs (I/O) pad protection. These ESD protecreached, high injection of carriers takes place at the anode
tion components should have low leakage current at normal
and cathode regions at low electric field. The low electric
operating voltages and provide very high conductance paths
field condition held by the device during the on-state allows
during an ESD event. This guarantees the integrity of the
higher
peak current conduction at lower power regimes.
core circuit functionality during handling, assembling, and 55
Furthermore, the current density in these devices is more
circuit operation. For sub-micron fully silicided CMOS ICs,
uniformly distributed across the cross-sectional area, which
ESD protection is even more critical. In these ICs, fabricapermits better dispersion of the heat dissipation, and to some
tion process improvements required for device scaling have
extent avoids hot-spot generation during ESD events.
in turn increased the ESD sensitivity, and reduced the level
The
Low-Voltage-Trigger-Silicon-Controlled-Rectifier
of stress that typical ESD protection devices can safely 60
(LVTSCR) uses the advantages of the SCR-type devices but
support. See, for example:
also reduces the trigger voltage to levels acceptable for use
1. S. Voldman, "A Review of Electrostatic Discharge
in CMOS IC protection. See, for example:
(ESD) in Advanced Semiconductor Technology,"
Microelectronics Reliability, vol. 44, pp. 33-46, 2004;
6. A. Chatterjee and T. Polgreen, "A Low-Voltage Trig2. S. Voldman, W. Anderson, R. Ashton, M. Chaine, C. 65
gering SCR for On-Chip ESD Protection at Output and
Input Pads," IEEE Electron Device Letters, vol. 12, pp.
Duvvury, T. Maloney, E. Worley, "A Strategy for Char21-22 Jan. 1991.
acterization and Evaluation of ESD Robustness of

US 7,202,114 B2
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4

This device provides one of the best alternatives for the
design of I/O protection and supply clamps. The LVTSCR
I-V characteristics show a low holding voltage and a low
holding current (Ref 4-6). These characteristics are convenient for some submicron CMOS technologies, but for
circuits with operating voltages above about 1.5\7, ESD
protection implemented with this device has the risk of
latch-up problems.

anode gate is the N+ contact 34 in then-well 16, the cathode
is the N+ contact 26 in the p-well 18, the cathode gate is the
P+ contact 28 in the p-well 18 and the insulated gate is the
MOS gate 20. The anode and the anode gate are connected
to the input terminal, the cathode and the cathode gate are
connected to the second biasing terminal, and the insulated
gate is connected to one of the input terminal and the second
biasing terminal for integrated circuits where the operating
range of input signals is within the biasing window. The
anode is connected to the input terminal, the cathode and the
cathode gate are connected to the second biasing terminal,
the insulated gate being connected to one of the input
terminal and the second biasing terminal, and the anode gate
is open for integrated circuits where the operating range of
input signals extends beyond the biasing window.
The present disclosure is also directed to a method of
making the input protection devices.
Other objects, advantages and novel features of the
present invention will become apparent from the following
detailed description of the invention when considered in
conjunction with the accompanying drawings.

SUMMARY OF THE INVENTION
The presently disclosed SCR-based structure has been
designed, fabricated, and measured with consistent design
criteria to enable a tunable holding voltage for robust and
versatile ESD protection. The structure has been designed,
fabricated and measured in two complementary versions,
n-type and p-type, each of them with slightly different
characteristics. The SCR-based structure will be referred to
hereafter as n-channel high-holding-voltage low-voltage
-trigger silicon controller rectifier (N-HHLVTSCR) device
and p-channel high-holding-voltage low-voltage -trigger
silicon controller rectifier (P-HHLVTSCR) device. A disclosed ESD protection circuit provides a versatile, efficient
and reliable ESD protection solution based on both the
N-HHLVTSCR and P-HHLVTSCR devices.
The regions of the N-HHLVTSCR and P-HHLVTSCR
devices are formed during normal processing steps in a
CMOS or BI CMOS process. The spacing and dimensions of
the doped regions of N-HHLVTSCR and P-HHLVTSCR
devices are used to produce the desired characteristics.
Among other advantages, the holding voltage of the present
HHLVTSCRs is tunable and can be accurately controlled.
This flexibility makes possible the use of this protection
circuit in a broad range of ESD applications including
protecting integrated circuits where the I/O signal swing can
be either within the range of the bias of the internal circuit,
which is the case of a typical signal-processing microchip,
or below/above the range of the bias of the internal circuit,
which is the case of many communication transceivers.
The present high holding, low voltage trigger silicon
controlled rectifier device includes an N-type layer on a
P-type substrate and an N-type tub region having a first
portion extending from a top surface of the N-type layer to
the P-type substrate and a second portion extending into the
P-type substrate. Adjacent P-type and N-type well regions
are in the top surface of the N-type layer between walls of
the first portion and over the second portion the N-type tub
region. Spaced source and drain regions of a first conductivity type are in one of the wells of a conductivity type
opposite the first conductivity type. The drain region extends
into the other of the wells of the same conductivity type. An
insulated gate is over the space between the source and drain
regions. A region of the opposite conductivity type is in the
other well. A contact region of the first conductivity type is
in the other well and a contact region of the other conductivity type is in the one well. A first contact connects the gate
and the source region and forms a first terminal of the
device, and a second contact is connected to the region of the
opposite conductivity type and forms the second terminal.
The present disclosure devices are part of an input protection circuit connected to the input of an integrated circuit
having an operating range of input signals to be received on
an input terminal and a biasing window between first and
second biasing terminals. The protection circuit includes a
first low voltage trigger SCR having an anode, anode gate,
cathode gate, cathode and an insulated gate. Referring to
FIG. SA, the anode is the P+ contact 32 in then-well 16, the
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FIG. 1 is a schematic for complete ESD protection of the
present disclosure;
FIGS. 2A, and 2B are a graphical representation of the
N-HHLVTSCR and its simplified symbol of the present
disclosure;
FIGS. 3A, and 3B are a graphical representation of the
P-HHLVTSCR and its simplified symbol of the present
disclosure; FIGS. 2C and 3C are the equivalent circuits for
the N-HHLVTSCR and the P-HHLVTSCR of FIGS. 2Aand
3A, respectively;
FIGS. 4A, 4B and 4C are detailed schematic diagrams of
three different ESD protection schemes (for different normal
bias conditions at the I/O pad) based on the N-HHLVTSCR
and P-HHLVTSCR of FIGS. 2A and 3A;
FIGS. SA and SB are cross-sectional views of the
N-HHLVTSCR and P-HHLVTSCR of FIGS. 2A and 3A,
respectively.
FIGS. 6A and 6B are graphs showing a set of measured
transmission line pulse (TLP) I-V characteristics with tunable holding voltages for the N-HHLVTSCR and
P-HHLVTSCR, respectively.
FIG. 7 is a cross-sectional view of the N-HHLVTSCR
with the illustration of dominant parasitics for forward and
reverse operation conditions for the low reverse voltage
design.
FIG. 8 is a cross-sectional view of the N-HHLVTSCR
with the illustration of dominant parasitics for forward and
reverse operation conditions for the high reverse voltage
design.
FIG. 9 is a cross-sectional view of the P-HHLVTSCR
with the illustration of dominant parasitics for forward
operation conditions for the low reverse voltage design.
FIGS. lOA and lOB are cross-sectional views of the
P-HHLVTSCR with the illustration of dominant parasitic for
forward and reverse operation conditions for the high
reverse voltage design.
FIG. 11 is a graph of the reverse I-V characteristics of the
open-Ntub and connected Ntub HHLVTSCRs.
FIG. 12 is a graph of the forward and reverse I-V
characteristics of the Ntub connected to an anode of an
N-HHLVTSCRs of FIGS. 4A and 7.

US 7,202,114 B2
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FIG. 13 is a graph of the forward and reverse I-V
characteristics of the Ntub floating an N-HHLVTSCRs of
FIG. 8.
FIG. 14 is a graph of the forward and reverse I-V
characteristics of the parallel HHLVTSCRs of FIG. 4B.
FIG. lS is the top-view of the layout design for uniform
distribution of the ESD current in the device.

provides protection against ESD below - 7 V and the
HHLVTSCR protects against ESD above 12 V.
The cross-sectional views of the N-HHLVTSCR and
P-HHLVTSCR are illustrated in FIGS. SA and SB, respectively. These devices can be fabricated using a standard
CMOS process without any additional steps, and the device
make-up can be modified to meet the ESD requirements for
different applications and voltage ranges.

DETAILED DESCRIPTION OF THE
PREFERRED EMBODIMENT
This disclosure presents an ESD protection solution by
using the schematic presented in FIG. 1, and highly efficient
silicon controlled rectifier (SCR) design, called the high
holding voltage/low voltage trigger SCR (HHLVTSCR), for
the supply clamp and I/O ESD protection cell shown in FIG.
1. The N-HHLVTSCR and P-HHLVTSCR possess a very
low leakage current and a tunable holding voltage from less
than 2 V to over 11 V.
The schematic in FIG. 1 is slightly different from the
schemes traditionally used for ESD protection. In our
design, the complete ESD protection is accomplished with a
bidirectional ESD protection, with only a ground reference
at the I/O pads, and a bidirectional supply clamp. Based on
this approach, either identical or different structures can be
designed for the supply clamp and I/O protection cell,
depending on the bias conditions during normal operation of
the internal circuit. For instance, the signal swing at the I/O
pad can be either within the range of the bias of the internal
circuit, which is the case of a typical signal-processing
microchip, or below/above the range of the bias of the
internal circuit, which is the case of a communication
transceiver. The first scenario can make use of the standard
diode protection to the power supply rails.
The protection scheme in FIG. 1 is an immediate solution
for the second scenario described above, but it also provides
other advantages such as:
(1) Reduction of the number of devices for the complete
ESD protection and therefore less parasitic effects; (2)
Less perturbations/noise in the power rail due to ESD
events at the I/O pads; and (3) A reduction in the chip area
used by the ESD protection structure and VDD power rail.
Thus, this ESD protection scheme is very robust and
efficient.
The N-HHLVTSCR and P-HHLVTSCR of the present
disclosure are used for the construction of the ESD protection scheme given in FIG. 1, and their graphical representations and symbols are given in FIGS. 2A, 2B and FIGS.
3A, 3B, respectively. The equivalent circuits of the
N-HHLVTSCR and P-HHLVTSCR are illustrated in FIGS.
2C and 3C, respectively. FIG. 4A shows the detailed diagram of an ESD protection scheme using an N-HHLVTSCR
for the supply clamp and an N-HHLVTSCR for the I/O ESD
protection cell. This particular scheme is applicable for the
scenario where the normal voltage swing at the I/O pad does
not go below Vss. A different protection scheme, but also
using the HHLVTSCRs, is required if the normal I/O voltage
swing is outside the range of both of the power supplies (Vcc
and Vss). Such a scheme, as illustrated in FIG. 4B, includes
N-HHLVTSCR for the supply clamp and an N-HHLVTSCR
and a P-HHLVTSCR in parallel for the I/O ESD protection
cell. FIG. 4C illustrates a variation of FIG. 4B wherein the
parallel N-HHLVTSCR is replaced by a diode stack. This
scheme alternatively supports applications that require bipolar and asymmetric operating voltage, e.g. I/O voltages
ranging from - 7 V to 12 V. In this example, the diode stack

10

15

20

25

30

35

40

45

50

55

60

65

In a preferred embodiment, a phosphorus n-tub layer 12
is formed over a p-doped silicon wafer 10. An arsenic
n-epitaxial layer 14 is grown subsequently. N-extensions lS
are formed around the effective area of the device.
An N-well 16 is implanted to be used as the drain in the
N-HHLVTSCR or the P-MOS body in the P-HHLVTSCR.
A P-well 18 is implanted into the epi-layer parallel to the
previous N-well to be used as the N-MOS body in the
N-HHLVTSCR or the drain in the P-HHLVTSCR. These
layers extend laterally during the annealing process and
create p-n junctions, and a small gap "t" between the p-n
junctions can be designed to increase the magnitude of the
trigger and holding current. A thin and lightly doped P-layer
may be implanted in the N-well to control the threshold
voltage of the P-MOS devices.

A P+ polysilicon layer 20 is deposited inside the P-well
and N-well for the subsequent formation of an embedded
field effect transistor in the N-HHLVTSCR and
P-HHLVTSCR, respectively. This poly-gate is normally
used as a trigger point in the base of the lateral BJT shown
in FIGS. 2C and 3C to produce a low trigger voltage.
However, in modern technologies where very thin oxides
could be damaged during the ESD event, an alternative
substrate trigger can be used instead, and the polysilicon is
used just as a dummy gate that provides a better control for
the N+ or P+ implantation and avoids the formation of a
deep LOCOS isolation which can degrade the current conduction of the ESD protection cell.
LDD N+ and P+ regions 22, 24 are implanted over the
junction or gap between the N-well 16 and P-well 18 for the
N-HHLVTSCR and P-HHLVTSCR, respectively. N+ and
P+ regions 26, 28 are implanted in the P-well 18 and N-well
16 for the N-HHLVTSCR and P-HHLVTSCR, respectively.
Regions 26 and 28 are the cathode of the N-HHLVTSCR
and the anode of the P-HHLVTSCR respectively. As shown
in FIGS. 4A, 4B and 7-9, regions 26 and 28 are tied together
in some configurations.
LDD P+ and N+ regions 32, 34 are implanted in the
N-well 16 and P-well 18 for the N-HHLVTSCR and
P-HHLVTSCR, respectively. Regions 32 and 34 are the
anode of the N-HHLVTSCR and the cathode of the
P-HHLVTSCR, respectively. As shown in FIGS. 4A and 4B,
regions 32 and 34 are tied together in some configurations.
Note that N+ regions 22, 26 and 34 may all be implanted
in one process step, or may be separate implantations.
Likewise, P+ regions 24, 28 and 32 may all be implanted in
one process step, or may be separate implantations.
The method of forming a tuned high holding low voltage
trigger silicon controlled rectifier (HHLVTSCR) may be
sunmiarized as including the following steps:
providing a crystalline silicon substrate with p-type doping concentration in the range of 5xl0 15 cm- 3 and an
epitaxially-grown n-type layer;
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depositing a deep N-tub layer in an effective area of the
HHLVTSCR;
ion implanting N and Ptype impurities forming an N-well
with average doping concentration of 8xl0 17 cm- 3 and
a P-well with average doping of 2.6xl0 18 cm- 3 spaced
at an optimized distance over the N-tub layer,
forming N- and P-type high-doping concentration regions
laterally spaced from each other at optimized distances
in each of the N-well and P-well;
forming an N type high-doping concentration bridge
region over the N-well to P-well junction for an NHHLVTSCR and a P type high-doping concentration

5

10

anode and cathode m the N-HHLVTSCR and
P-HHLVTSCR shown in FIGS. SA and SB were considered,
and their corresponding holding (VH) and trigger (V r)
voltages are illustrated in TABLES 1 and 2, respectively.
The measured current-voltage characteristics of some of
these devices are also given in FIGS. 6A and 6B for the
N-HHLVTSCR and P-HHLVTSCR, respectively. These
devices exhibit a very low leakage current in the off state,
very high conducting current in the on state, and wide-range,
tunable holding voltage, all of which are of paramount
importance to the design and development of robust, versatile, and efficient on-chip ESD protection structures.
TABLE 1

Name
N-Cell
N-Cell
N-Cell
N-Cell
N-Cell
N-Cell
N-Cell
N-Cell

1
2
3
4
5
6
7
8

L

D1 D2 D3 D4 D5

D6

D7

D8

D9

VH(V)

VT(V)

7
7
7
7
7
7
7
7

1.6
3.2
3.2
4.8
5.1
6.4
7.3
8

1.6
1.6
1.6
1.6
1.6
1.6
1.6
1.6

0.6
0.6
0.6
0.6
0.6
0.6
0.6
0.6

0.6
0.6
0.6
0.6
0.6
0.6
0.6
0.6

1.6
1.6
1.6
1.6
1.6
1.6
1.6
1.6

1.9
2.7
3.7
4.9
5.1
5.5
6.0
7.5

14.5
13.6
13.8
14.3
14.3
13.8
14.2
14.2

0.6
0.6
0.6
0.6
0.6
0.6
0.6
0.6

3.2
3.2
1.6
1.6
1.6
1.6
1.6
1.6

1.6
1.6
1.6
3.2
3.2
3.2
3.2
4.8

3.2
3.2
1.6
1.6
1.6
1.6
1.6
1.6

Dimensions in µrn
All cells have a width of 100 µrn

TABLE 2
L

Name
P-Cell
P-Cell
P-Cell
P-Cell
P-Cell

1
2
3
4
5

0.7
3.5
7
7
7

D1 D2 D3 D4

D5

D6

D7

D8

D9

VH(V)

VT(V)

3.2
3.2
3.2
4.8

1.6
1.6
1.6
1.6
1.6

1.6
1.6
1.6
1.6
1.6

0.6
0.6
0.6
0.6
0.6

0.6
0.6
0.6
0.6
0.6

1.6
1.6
1.6
1.6
1.6

3.2
3.9
5.8
11.8
12.9

12.7
13.4
13.5
13.5
13.4

0.6
0.6
0.6
0.6
0.6

1.6
1.6
1.6
1.6
1.6

1.6
1.6
1.6
3.2
4.8

Dimensions in µrn
All cells have a width of 100 µrn

bridge region over the N-well to P-well junction for a
P-HHLVTSCR of an optimized dimension and distance
from the other regions;
forming an insulated gate over the N-well for the
P-HHLVTSCR and an insulated gate over the P-well
for the N- HHLVTSCR;
forming a common contact for the high-doping n- and
p-type regions in the P-well and the gate for the NHHLVTSCR and a common contact for the highdoping n- and p-type regions in the P-well for the
P-HHLVTSCR;
selectively forming either a common contact for the
high-doping n- and p-type regions in the N-well and the
gate or a common contact for the high-doping p-type
region in the N-well and the gate and a separate contact
for the high-doping p-type region in the N-well for the
P-HHLVTSCR; and
selectively forming either a common contact or separate
contacts for the high-doping n- and p-type regions in
the N-well for the N-HHLVTSCR.
HHLVTSCRs with various dimensions were designed and
fabricated in a silicide triple-well Bi-CMOS process. The
current-voltage characteristics of these devices were measured on-wafer using a Barth 4002 transmission line pulse
(TLP) tester with a square pulse duration of 100 ns and rise
time of 10 ns. Different spacings of the regions between the
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Two different HHLVTSCR terminal connections yield
different reverse breakdown CVr) voltages. A detailed explanation will focus on the N-HHLVTSCR, since the same
concept applies to the P-HHLVTSCR. For the proper operation of N-HHLVTSCRs, the cathode contact always connects the gate, n+ and p+ terminals on the right-hand side of
the structure, as shown in FIG. 7. On the other hand, the
anode contact can be connected in two different ways. The
different connection schemes affect the reverse breakdown
voltage and the conducting capability for the negative ESD
strike as illustrated in FIG. 11.
The first, called the HHLVTSCR with N-Tub connected,
links the anode to the N-Tub by connecting all the N-Tub,
n+, and p+ terminals on the left-hand side of the structure as
shown in FIG. 7. The cathode is tied to the substrate and is
grounded. In the forward operating condition, during an
ESD event the anode voltage experiences an abrupt rise and
the SCR phenomenon is manifested when the field across
the HHLVTSCR forces the breakdown of the embedded
MOSFET's shunt NPN bipolar or the reverse breakdown of
the laterally distributed blocking NWell-PWell junction.
This creates a feedback effect where all the parasitic devices
interact simultaneously and exhibit different conduction
characteristics with an avalanche multiplication effect. It
gives rise to a regenerative condition that: (1) drops the
voltage between the terminals of the device (snapback) to a
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given holding voltage (VH) once the trigger voltage (V r) is
reached, and (2) abruptly increases the current passing
through the device.
In the cross section presented in FIG. 7, the snapback
behavior is attributed to distributed vertical and lateral
bipolar effects. The mechanism of operation in the region
formed in parallel with the field effect transistor involves
avalanche breakdown, high impact ionization and turn on of
the lateral NPN. Once the potential barrier in the blocking
junction reaches the conduction condition (breakdown), the
cell is able to take advantage of multiple high conduction
paths for distributed current flux both along the surface and
in the bulk and to abruptly drop the voltage level to VH" The
holding voltage has been found to be dependent on almost
all the lateral dimensions illustrated in FIGS. SA and SB,
respectively.
In the reverse operation condition, the voltage is determined by the forward biased PN junctions. As a result, the
reverse breakdown voltage is about equal to 0.7 V, for
example, and the conducting current is relative high. This
condition embedded inside the cell is observed in FIG. 7,
where the N-Well is tied to the N-extensionand both of them
are tied to the emitter. Considering that the P-type substrate
is commonly grounded, if the value of the anode is forced
below ground by a negative ESD event, at the junction
Psu 6 -(Ntub-Nepi-N well), the current increases exponentially
and the maximum negative voltage is clamped by a forward
biased junction. Therefore, the reverse current is very well
distributed along the vertical and lateral directions of the
device further improving the amount of reverse current per
unit area that the device can support.
The other possible connection, called the HHLVTSCR
with N-Tub open, is to separate the anode contact from the
N-Tub, as shown in FIG. 8. In this case, the anode contact
is connected only to the p+ region, but not to the n+ and
N-Tub terminals on the left-hand side of the structure. Note
that the connection of the cathode is the same as that for the
HHLVTSCR with N-Tub connected. For this connection
scheme under reverse bias condition, the N-Tub terminal is
floating, and the cathode and anode are connected internally
through several shunt open-base parasitic PNP bipolar junction transistors (BJTs) formed by the P+ anode, N-epi, and
P+ cathode, as shown in FIG. 8. Consequently, the reverse
breakdown voltage of the HHLVTSCR is about equal to the
emitter-collector breakdown voltage of the parasitic BJTs
and the resulting current passing through these parasitic
BJTs is relatively low.
In forward bias, the current follows the path indicated by
the bold dashed line in FIG. 8. In this case, the concentration
of electrons and holes injected from the N+ to the p+ regions
are orders of magnitude larger than the contributions from
the lightly doped Nwell and P well regions, which correspond
to the open base of the lateral parasitic PNP and the
grounded base of lateral NPN transistors respectively, FIG.
8. Thus the background doping in the base of the transistors
becomes insignificant and the internal charge distribution
can be understood to a first approximation as similar to the
forward operation of the P-I-N diode complemented with the
triggering of the embedded field effect transistor, BJT diffusion current and the resistive network presented in FIG. 8.
In reverse bias, the current flux is indicated by the dotted
line in FIG. 8. In this operating condition, the voltage on the
anode is allowed to be operating below ground without any
reverse conduction in the device. In order to evaluate how
flexible the design of this cell is within a given technology,
two groups of open base shunt bipolar transistors (BJTs)
illustrated in FIG. 8 need special attention. A first group of

lateral shunt PNPs are formed parallel to the cell's surface
by the (P+ -P Well)-(N+ -Nwell)-P+ combination and the second group of shunt PNPs is vertically distributed between
the Psu6 -(Ntub-Nepi-N Well)-P+. In this condition the breakdown of the lateral distributed BJTs with open base has been
found to be higher than the breakdown of the vertically
distributed BJTs with open base. The open base reverse
breakdown voltage (OBY) for this combination was found
to be about -10.5 Volts. This voltage can be different in other
Bi-CMOS technologies and even can be changed in the
presented technology by using other combinations of wells,
and it can present additional opportunities or constraints on
the design. In this cell, the reverse voltage is high enough
and provides ESD protection design flexibility for most of
the applications that can be developed in similar technologies.
FIG. 8 also shows the current path, which has been
indicated across the lateral and vertical shunt BJTs. A small
component of the total current is observed in the shunt
lateral BJTs formed by the (P+_pWell)-(N+-Nwell)-P+, but
this current is almost negligible at the level of voltage that
the substrate-anode BJT starts conducting. Due to this
condition and to the low conductivity of the open base
vertical BJTs in reverse bias, the maximum reverse current
that the cell can support once OBY is reached is significantly
smaller than that obtained in the forward condition and
generally not suitable for ESD protection. Thus, either
bidirectional shunt HHLVTSCR arrays or HHLVTSCRs
with a shunt zener diode tuned at the right reverse condition,
present alternative designs to protect against high level of
stress in both directions of the current.
The two possible connections for a P-HHLVTSCR are
illustrated in FIGS. 9, lOA and lOB. The P-HHLVTSCR
with N-Tub connected, links the anode to the N-Tub by
connecting all the N-Tub, n+, and p+ terminals on the
right-hand side of structure as shown in FIG. 9. The other
possible connection of the P-HHLVTSCR with N-Tub open,
is to separate the anode contact from the N-Tub, as shown
in FIGS. lOA and lOB. In this case, the anode contact is
connected only to the p+ region, but not to then+ and N-Tub
terminals on the right-hand side of the structure. Whereas
FIG. 9 shows the forward and reverse current flow, FIG. lOA
shows the forward current flow and lOB shows the reverse
current flow. This operation is analogous to the
N-HHLVTSCR described above.
The two different types of anode connections yield considerable difference in the reverse breakdown voltage and
conducting current in the negative region of the
HHLVTSCR, as evidenced by the data measured from two
identical N-HHLVTSCRs but having different connections
shown in FIG. 11. Clearly, the reverse breakdown voltage is
increased but the conducting capability is decreased (i.e.,
smaller I-V curve slope) notably when the N-Tub terminal
is not connected to the anode. Note that the different
terminal connections also alter slightly the characteristics in
the positive region as shown in FIGS. 12 and 13, i.e. the
devices with N-Tub open depict lower trigger and holding
voltages.
In order to illustrate ESD protection designs with
HHLVTSCRs, two very common ESD protection conditions
are discussed: 1) bidirectional protection at the I/O pad
considering normal operation at voltages within the normal
supply voltage of the protected circuit, and 2) bidirectional
protection at the I/O pad for applications with bipolar input
signals outside the circuit power supply range.
A simple example is the ESD protection of a first group
of digital IC in which the range of the pad voltage is within
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tion of N-HHLVTSCR and P-HHLVTSCR shown in FIG.
the supply voltage ofVss=O and Vdd=5 V. For this IC, the
4B can resolve this problem and yield satisfactory results, as
most common ESD concern is the human body model
illustrated in FIG. 14.
(HBM). The HHLVTSCR-based ESD protection design for
For the supply clamp, on the other hand, both the holding
this application is fairly straightforward, as the pad protection cell would not turn on during normal operation, pro- 5 and trigger voltages must be larger than 5 V and less than 0
in the positive and negative ESD, respectively. This can be
vided the trigger voltage of the cell is slightly larger than
readily achieved by using an N-HHLVTSCR with N-Tub
V dd in the positive ESD and slightly smaller than V ss in the
connected, and its I-V characteristics are identical to those
negative ESD. For the supply clamp, an additional requireshown in FIG. 12.
ment is that its holding voltage must be equal to or larger
10
Thus, the availability of various HHLVTSCRs with difthan Vdd-Vss=5 V to prevent ESD latchup. Thus, two
ferent types (N and P types), different terminal connections,
identical N-HHLVTSCR with N-Tub connected can be used
and different lateral dimensions developed in this work
for the pad protection cell and supply clamp, as shown in
allows one to custom design and implement ESD protection
FIG. 4A. The purpose of the diode connected in parallel with
solutions for integrated circuits with specific voltage
the HHLVTSCR is to increase the current capacity in the
Vss-to-Vdd conducting path. FIG. 12 shows the TLP char- 15 requirements.
For ESD capability scaling-up and on-chip integration of
acteristics of a HHLVTSCR designed for I/O protection and
the HHLVTSCRs, FIG. lS shows the top view of a p-type
as a supply clamp. The holding voltage is slightly higher
HHLVTSCR (FIG. SB), with floating N-Tub. The interdigthan Vdd and the reverse conduction is about 0.7 V below
ited pattern llS for metal 3 (M3) inter-connections between
ground. Furthermore, the trigger voltage must be below the
transient voltage that may cause damage to the core circuit. 20 the contact electrodes in the P-HHLVTSCR and pads permits a uniform power distribution during an ESD event and
The second example, a more complicated one, is ESD
avoids to some extent the generation of a hot spot that
protection for communication transceivers widely used in
conducts to device failure. This layout design also allows
standard PC ports. When connecting a cable to the port, an
efficient integration in the same stack of HHLVTSCR with
ESD event modeled by the International Electrochemical 25 multiple stripes of width (W) for further increasing the ESD
Commission standard (IEC) may occur if the cable is
protection capability of the protection cell up to the required
electrostatically charged. A first implementation of an ESD
level. The p-part of the guard ring 100 is connected to
protection scheme for these circuits is accomplished by
ground and the n-part of the guard ring lOS (electrically
using an open N_Tub HHLVTSCR with a shunt stack of
connected to the N-tub 12) is floating for this particular
diodes for the I/O pad protection, as shown in FIG. 4C. FIG. 30 layout top-view, but not limited to that configuration. The
13 shows the resulting I-V characteristics of a p-type
N+ 110 (26 in FIG. SB) region in the N-Well 16 is also
HHLVTSCR with open N_Tub. These I-V characteristics
floating for this top-view but not limited to that configuraare adequate for implementation of the primary ESD protion. The reverse breakdown of the HHLVTSCR is changed
tection with the shunt diode stack. The normal operation
by adjusting the distance between the n- and p-sides of the
voltage at the I/O pad is within the range defined by the 35 guard ring 120, which allows a further tuning for the reverse
conduction of the diode stack (VBR) for the negative voltconduction. This characteristic brings design flexibility,
ages and the trigger voltage (V r) for the positive voltages. A
especially for bidirectional ESD protection structures.
holding voltage lower than the normal operation voltage is
Tunable High-Holding-Voltage LVTSCRs have been
allowed in this case because the typical current available at
designed, fabricated, and measured to be effective and
the pad during normal operation is less than the holding 40 efficient at providing ESD protection over a wide range of
current of the protection cell and not enough to sustain a
circuit conditions and applications. The holding voltage of
latchup condition.
the HHLVTSCRs can be adjusted over a wide range to allow
Another ESD protection scheme for this application is
designs that support I/O pad voltages outside of the normal
based on the two HHLVTSCRs (N-HHLVTSCR withN-Tub
power supply voltages without sacrificing ESD performance
open and P-HHLVTSCR with N-Tub open) for the pad 45 or risking latchup. Both n- and p-type HHLVTSCRs have
protection cell and an N-HHLVTSCR for the supply clamp,
been presented. The n-type device performs much better
as shown in FIG. 4B. The supply voltages of the circuit are
than the p-type device in the low holding voltage regime, but
V ss=O and V dd=5V, but assuming in this case that the range
for high holding voltages the p-type device shows superior
of the pad voltage is outside the supply voltages, for instance
ESD performance.
up to 10 V and as low as -10 V. Thus the trigger voltage of 50
Although the present invention has been described and
the pad protection cell must be larger than 10 V for the
illustrated in detail, it is to be clearly understood that the
positive ESD and smaller than -10 V for the negative ESD.
same is by way of illustration and example only, and is not
Because of the relatively large trigger voltage in the negative
to be taken by way of limitation. The spirit and scope of the
ESD polarity, HHLVTSCRs with N-Tub open are required
present invention are to be limited only by the terms of the
here for the pad protection cell. If only one HHLVTSCR 55 appended claims.
were used for the protection cell, and the pad is zapped with
What is claimed:
ESD, then the cell, while providing a sufficiently high trigger
1. A method of forming a high holding low voltage trigger
voltage in the negative ESD direction, would not satisfy the
silicon controlled rectifier (HHLVTSCR) comprising the
requirement of a large conducting current in the region. The
steps of:
measured I-V results are similar to that shown in FIG. 12, 60
providing a crystalline silicon substrate with p-type dopwhich indicate that the characteristics for the positive ESD
ing concentration in the range of 5xl0 15 cm- 3 and an
are acceptable, but the slope of I-V curve in the negative
epitaxially-grown n-type layer;
ESD region is very small (i.e., low conductivity).
depositing a deep N-tub layer in an effective area of the
The use of a HHLVTSCR with N-Tub connected would
HHLVTSCR;
ion implanting or diffusing N and P type impurities
yield a steeper slope in the negative region (see FIG. 12), but 65
forming an N-well with average doping concentration
it does not provide the sufficiently large reverse breakdown
in the range of8xl0 17 cm- 3 and a P-well with average
voltage required in this application. The parallel combina-
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doping in the range of 2.6xl0 18 cm- 3 spaced at an
forming an insulated gate over the space between the
optimized distance over the N-tub layer, forming Nsource and drain regions;
and P-type high-doping concentration regions laterally
forming a region of the opposite conductivity type in the
spaced from each other at optimized distances in each
other well;
of the N-well and P-well;
forming
a contact region of the first conductivity type in
forming an N type high-doping concentration bridge
the other well and a contact region of the other conregion over the N-well to P-well junction for an NHHLVTSCR and a P type high-doping concentration
ductivity type in the one well; and
bridge region over the N-well to P-well junction for a
forming a first contact connecting the gate and the source
P - HHLVTSCR of an optimized dimension and dis- 10
region and forming a first terminal and a second contact
tance from the other regions;
connected to the region of the opposite conductivity
forming an insulated gate over the N-well for the Ptype
and forming a second terminal.
HHLVTSCR and an insulated gate over the P-well for
3.
The
method of claim 2, wherein the first contact
the N- HHLVTSCR;
forming a common contact for the high-doping concen- 15 connects the contact region of the opposite conductivity type
tration n- and p-type regions in the P-well and the gate
in the one well to the source region.
for the N- HHLVTSCR and a common contact for the
4. The method of claim 3, wherein the second contact
high-doping concentration n- and p-type regions in the
connects the contact region of the first conductivity type in
P-well for the P- HHLVTSCR;
the other well to the region of the opposite conductivity type
selectively forming either a common contact for the 20
in the other well.
high-doping concentration n-and p-type regions in the
5. The method of claim 2, wherein the second contact
N-well and the gate or a common contact for the
connects the contact region of the first conductivity type in
high-doping concentration p-type region in the N-well
the other well to the region of the opposite conductivity type
and the gate and a separate contact for the high-doping
concentration p-type region in the N-well for the P- 25 in the other well.
HHLVTSCR; and
6. The method of claim 2, further comprising forming a
selectively forming either a common contact or separate
P-type guard ring adjacent the first portion of the N-type tub
contacts for the high-doping concentration n- and
region and extending from the top surface of the N-type
p-type regions in the N-well for the N-HHLVTSCR.
layer into the P-type substrate.
2. A method for making a high holding, low voltage 30
7. The method of claim 2, wherein a space between the
trigger silicon controlled rectifier device comprising:
P-type
guard ring and the first portion of the N-type tub is
forming an N-type layer on a P-type substrate;
selected for a given reverse break down voltage of the
forming an N-type tub region comprising a first portion
device.
extending from a top surface of the N-type layer to the
P-type substrate and a second portion extending into 35
8. The method of claim 2, wherein a space between the
the P-type substrate;
P-type and N-type wells is selected for a given holding and
forming an adjacent P-type well region and an adjacent
trigger voltage of the device.
N-type well region in the top surface of the N-type
9. The method of claim 2, wherein the N-type tub has an
layer between walls of the first portion and over the
impurity net concentration between the net impurity consecond portion the N-type tub region;
40 centrations of the P-type substrate and the P-type well.
forming a source region and a drain region of a first
10. The method of claim 2, wherein the P-type well has
conductivity type in one of the wells of a conductivity
a higher impurity concentration than the N-type well.
type opposite the first conductivity type, wherein the
drain region extends into the other of the wells of the
same conductivity type;
* * * * *

